

**(19) World Intellectual Property Organization
International Bureau**



(43) International Publication Date
6 December 2001 (06.12.2001)

PCT

(10) International Publication Number
WO 01/93337 A1


- | | |
|---|---|
| <p>(51) International Patent Classification⁷: H01L 29/737,
21/331</p> <p>(21) International Application Number: PCT/GB01/02284</p> <p>(22) International Filing Date: 24 May 2001 (24.05.2001)</p> <p>(25) Filing Language: English</p> <p>(26) Publication Language: English</p> <p>(30) Priority Data:
0012925.4 30 May 2000 (30.05.2000) GB</p> <p>(71) Applicant (for all designated States except US): QINETIQ LIMITED [GB/GB]; 85 Buckingham Gate, London SW1 6TD (GB).</p> <p>(72) Inventor; and</p> <p>(75) Inventor/Applicant (for US only): PHILLIPS, Timothy, Jonathan [GB/GB]; Defence Evaluation & Research Agency, St. Andrews Road, K Building, Room 2002 Malvern, Worcestershire WR14 3PS (GB).</p> | <p>(74) Agent: BOWDERY, A., O.; Qinetiq Limited, IP Formalities, A4 Bldg., Cody Technology Park, Ively Road, Farnborough, Hampshire GU14 0LX (GB).</p> <p>(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.</p> <p>(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).</p> <p>Declaration under Rule 4.17:
— <i>of inventorship (Rule 4.17(iv)) for US only</i></p> |
|---|---|

Declaration under Rule 4.17:

— of inventorship (Rule 4.17(iv)) for US only

[Continued on next page]

- (54) Title:** BIPOLAR TRANSISTOR



- (57) Abstract:** A bipolar transistor having base and collector regions of narrow bandgap semiconductor material and a minority-carrier excluding base contact has a base doping level greater than 10^{17} cm^{-3} . The transistor has a greater dynamic range, greater AC voltage and power gain-bandwidth products and a lower base access resistance than prior art narrow band-gap bipolar transistors.

WO 01/93337 A1



Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

BIPOLAR TRANSISTOR

The invention relates to bipolar transistors of the kind which implement exclusion and extraction of minority carriers from the base.

5

Narrow band gap semiconductors such as indium antimonide (InSb) are characterised by high electron mobility, high electron saturation velocity and low electron effective mass. These properties are of great interest for high speed device applications, for example high speed transistors. Bipolar transistors fabricated from narrow band gap semiconductors may be operated at high frequencies, and consume less power than conventional transistors because they may be operated with low collector and base voltages.

10

However, at room temperature, a narrow band-gap semiconductor has a high intrinsic carrier concentration (i.e. electron-hole pairs provided by thermal excitation as opposed to single carrier type produced by ionising a donor or acceptor). Consequently a bipolar transistor fabricated from such semiconductors suffers from high leakage current and high output conductance. This results in low dynamic range and limited voltage gain.

20

Low dynamic range in a narrow band gap bipolar transistor may be counteracted by use of excluding and extracting contacts at the transistor's base region, as disclosed in US Patent Number 5 382 814. This patent discloses an InSb bipolar transistor with a base region that is intrinsic at room temperature, due to the fact that the background doping level (number of ionised dopant atoms) is lower than the intrinsic carrier concentration. Under operation, minority carriers are extracted from the transistor's base at the junctions with the emitter and collector regions. Minority carriers are excluded from entry into the base from the transistor's base contact by a wide band gap $\text{In}_{0.85}\text{Al}_{0.15}\text{Sb}$ region between the base contact and the base. The carrier concentration in the base is therefore reduced well below the intrinsic carrier concentration, reducing leakage current and increasing dynamic range somewhat. However, the dynamic range and high frequency performance of this bipolar transistor are still relatively poor, and the devices are found not to work properly at temperatures approaching ambient temperature, which is necessary for any practical device. The bipolar transistor disclosed in the above patent has a further disadvantage in that it

30

35

has a high base access resistance because the base region is of low doping, which results in poor power gain.

It is an object of the invention to provide an alternative form of bipolar transistor.

5

The present invention provides a bipolar transistor having emitter and collector regions arranged to extract minority carriers from the base region, a structure for counteracting entry of minority carriers into the base region via the base contact, the base region and the collector region having a band gap less than 0.5 eV and wherein the base region
10 has a doping level greater than 10^{17} cm^{-3} .

The invention provides the advantages that a transistor of the invention has a greater dynamic range, greater AC voltage and power gain-bandwidth products and a lower base access resistance than prior art narrow-bandgap bipolar transistors.

15

Transistors of the invention preferably have an emitter region with a larger band gap than that of the base region. This ensures that transistors of the invention provide useful current gain when the doping level of the base is large compared with that of the emitter.

20

The structure for counteracting entry of minority carriers into the base via the base contact may be an excluding heterostructure, with a barrier to prevent carriers entering the base. Alternatively it may be an implanted region within the base region, providing a "high-low" doping junction which also inhibits minority carrier entry into the base.

25 This alternative provides for simpler fabrication and allows the use of the wide gap emitter as a passivation layer between the base and emitter regions, if desired. The inclusion of a passivation layer improves performance by reducing recombination in the base. This is known to cause increased leakage and reduced current gain in prior art bipolar transistors, so the reduction of this is beneficial.

30

In order that the invention may be more fully understood, embodiments thereof will now be described, by way of example only, with reference to the accompanying drawings in which:

35 Figure 1 shows a vertical cross-section through a transistor of the invention;

Figure 2 is a plan view of the Figure 1 transistor;

Figure 3 shows a vertical section through a prior art narrow bandgap bipolar transistor;

5 Figure 4 shows a plan view of the Figure 3 transistor;

Figures 5, 6 and 7 show the current, voltage and power gain of the Figure 1 and Figure 3 transistors as a function of base voltage; and

10 Figures 8 and 9 show vertical sections through alternative transistors of the invention.

Areas of diagonal shading within Figures 1 to 9 indicate regions of semiconductor material with a higher band gap than is the case for unshaded regions.

15 Referring to Figure 1, there is shown a device of the invention in the form of a narrow band gap bipolar transistor indicated generally by 10. The bipolar transistor 10 incorporates successively disposed layers, the first layer 14 being a subcollector layer 14 which is in contact with a 500 μm thick indium antimonide (InSb) or GaAs substrate 12. Each subsequent layer 16 to 22 and 26 to 30 is in contact and forms junctions
20 with two respective layers adjacent to it. Details of the layers are as follows:

sub-collector layer 14: 1 μm thick layer of n^+ InSb with a doping density of $2 \times 10^{18} \text{ cm}^{-3}$,

collector layer 16: 0.5 μm thick layer of n^- InSb with a doping density of $2 \times 10^{15} \text{ cm}^{-3}$,

25 base layer 18: a 0.12 μm thick layer of p^+ InSb with a doping density of $2 \times 10^{18} \text{ cm}^{-3}$,

emitter layer 26: a 30 nm thick layer of $n^- \text{In}_{0.95}\text{Al}_{0.05}\text{Sb}$ with a doping density of $4 \times 10^{17} \text{ cm}^{-3}$,

emitter cap layer 28: a 30 nm thick layer of $n^+ \text{In}_{0.95}\text{Al}_{0.05}\text{Sb}$ with a doping density of $2 \times 10^{18} \text{ cm}^{-3}$,

30 emitter contact layer 30: a 0.1 μm thick layer of n^+ InSb with a doping density of $2 \times 10^{18} \text{ cm}^{-3}$,

excluding base layer 20: a 20 nm thick layer of $p^+ \text{In}_{0.85}\text{Al}_{0.15}\text{Sb}$ with a doping density of $5 \times 10^{18} \text{ cm}^{-3}$,

35 base cap layer 22: a 0.1 μm thick layer of p^+ InSb with a doping density of $5 \times 10^{18} \text{ cm}^{-3}$.

The bipolar transistor 10 also incorporates metal base, emitter and collector contacts 24, 32, 34 each consisting of a chromium layer 10 nm thick and a gold layer 200 nm thick.

- 5 In combination, the layers 26, 28 and 30 and the emitter contact 32 constitute an emitter mesa 36. The $p^+ \text{In}_{0.85}\text{Al}_{0.15}\text{Sb}$ (**) layer 20, the $p^+ \text{InSb}$ layer 22 and the metal base contact layer 24 constitute an excluding base contact 25. The emitter mesa 36, the excluding base contact 25 and the metal emitter contact 34 each have a width b of $1 \mu\text{m}$ and are spaced apart by laterally by distances of $1 \mu\text{m}$.

10

Referring to Figure 2, there is shown a plan view of the bipolar transistor 10, indicating the lateral positions of the metal base, emitter and collector contacts 24, 32, 34. The transistor 10 has a length l of $10 \mu\text{m}$.

- 15 The transistor 10 is fabricated by standard methods familiar to those skilled in the art of semiconductor device fabrication. Layers 14, 16, 18, 26, 28, 30 and 32 are initially grown over the full surface of the substrate 12 by molecular beam epitaxy (MBE). Layers 26, 28 and 30 are etched down to the base layer 18 to produce part of the emitter mesa 36. The layer 18 is etched down to the sub-collector layer 14 so that the
- 20 base layer 18 and collector layer 16 are upstanding from the sub-collector layer 14. The excluding base layer 20 and the base cap layer 22 are then regrown by MBE. The metal base, emitter and collector contacts 24, 32 and 34 are subsequently deposited by electron beam evaporation or sputtering.

- 25 Referring now to Figure 3, there is shown a vertical cross section of a prior art narrow band gap bipolar transistor indicated generally by 50. A plan view of the transistor 50 is shown in Figure 4. The transistor 50 comprises successively disposed layers, the first layer 54 being a $1 \mu\text{m}$ thick $n^+ \text{InSb}$ collector layer which is in contact with an undoped InSb substrate (not shown.) The transistor 50 further comprises a $0.12 \mu\text{m}$
- 30 thick $p^- \text{InSb}$ base layer 58 and a $0.1 \mu\text{m}$ thick $n^+ \text{InSb}$ emitter layer 56. An excluding base contact structure 65 comprising a 20 nm thick $p^+ \text{In}_{0.85}\text{Al}_{0.15}\text{Sb}$ (**) layer 60, a $p^+ \text{InSb}$ layer 62 and a metal base contact layer 64 surrounds the emitter 56, as in the transistor 10. The emitter 56 and excluding base contact structure 65 have metal contact layers 72 and 64 respectively. Doping levels are $2 \times 10^{18} \text{ cm}^{-3}$ in the collector layer 54 and the emitter layer 56, $5 \times 10^{15} \text{ cm}^{-3}$ in the base layer 58 and $3 \times 10^{18} \text{ cm}^{-3}$
- 35 in layers 60 and 62. The metal contact layer 72 and the emitter layer 56 together from

an emitter mesa 76. The lateral distances t in Figures 3 and 4 are all equal to $1\text{ }\mu\text{m}$. Referring to Figure 4, the overall length g of the transistor 50 is $10\text{ }\mu\text{m}$ and the length h of the emitter mesa 76 is $6\text{ }\mu\text{m}$.

5 Referring to Figure 5 there are shown graphs 80, 81 of current gain in decibels (dB) versus base voltage in volts for the bipolar transistor 10 and for the transistor 50 respectively at room temperature. The graphs 80 and 81 show that the transistor 10 of the invention has a much greater current gain for base voltages in the range 0.15V to 0.35V (i.e. while the device is on) than the prior art transistor 50.

10

Figure 6 shows graphs 82, 83 of the voltage gain characteristics of the transistor 10 and the transistor 50 respectively. For base voltages between 0.1V and 0.3V (namely while the device is on), the voltage gain of the transistor 10 is many orders of magnitude greater than that of the prior art transistor 50.

15

Figure 7 shows graphs 84, 85 of power gain in decibels (dB) versus base voltage for the transistors 10 and 50 respectively. The transistor 10 has much greater power gain than the transistor 50 for base voltages in the useful range -0.1V to 0.4V.

20 The emitter layer 26 and emitter cap layer 28 of the transistor 10 have a bandgap which is approximately 50% greater than that of the emitter cap layer 32, the base layer 18, the collector layer 16 and the sub-collector layer 14. Transistors of the invention operate satisfactorily without a difference in bandgap between the layers 26 and 28 and the other layers, although if the base and emitter doping levels are equal,
25 this feature serves to maintain current gain.


Referring now to Figure 8, there is shown an alternative transistor of the invention, indicated generally by 100. Parts equivalent to those of the transistor 10 are similarly referenced with a prefix 100. The transistor 100 has a structure and dimensions
30 identical to those of the transistor 10, except that the transistor 100 has an excluding p^{++} implant 121 within the base layer 118 instead of an excluding heterostructure. The transistor 100 is simpler to fabricate than the transistor 10 as there is no requirement to regrow an excluding heterostructure after the emitter mesa has been defined by etching. The p^{++} implant 121 is produced by implanting with magnesium at an energy
35 of approximately 25 keV with a suitable dose of $5 \times 10^{13}\text{ cm}^{-2}$, to provide a doping level near the surface of over 10^{19} cm^{-3} .

Referring to Figure 9, there is shown a further transistor of the invention indicated by 200. Parts equivalent to those of the transistor 100 are similarly referenced with a prefix 200. The transistor 200 has dimensions and structure identical to that of the transistor 100, except that layer 226 is not etched away when forming the emitter mesa. The layer 226 therefore acts as a passivation layer (due to its wider bandgap), reducing recombination at the base surface and improves transistor performance by increasing current gain and reducing leakage. The layer 226 is type converted to p-type by the much higher doping introduced by the base implant, and so is incorporated into the base contact, where it also serves to improve the excluding properties of the contact. It therefore serves a multiple function of benefit to the performance of the transistor.

CLAIMS


1. A bipolar transistor having emitter and collector regions arranged to extract minority carriers from the base region, a structure for counteracting entry of minority carriers into the base region via the base contact, the base region having a band gap less than 0.5 eV and wherein the base region has a doping level greater than 10^{17} cm^{-3} .
2. A bipolar transistor according to Claim 1 wherein the base region has a doping level greater than that of the emitter region, and where the emitter region has a wider bandgap than that of the base region.
3. A bipolar transistor according to Claims 1 or 2 wherein the structure for preventing entry of minority carriers into the base via the base contact is an excluding heterostructure.
4. A bipolar transistor according to Claims 1 or 2 wherein the structure for counteracting entry of minority carriers into the base via the base contact is an implanted region within the base region, making the doping level of the base contact higher than that of the base itself.
5. A bipolar transistor according to Claim 4 wherein the transistor includes an integral passivation layer between the base and emitter regions, using the wide gap emitter region externally to the emitter, and having its doping type converted to that of the base using the base contact implant.

Fig. 1.



2/7

Fig.2.






Fig.3.
Prior art




Fig.4.
Prior art

4/7

Fig.5.

HBT comparison current gain






Fig.6.

HBT comparison voltage gain



5/7

Fig.7.







Fig.9.

200



INTERNATIONAL SEARCH REPORT

Inte plication No
PC 1 / GD J1/02284

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L29/737 H01L21/331

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 382 814 A (ASHLEY ET AL.) 17 January 1995 (1995-01-17) cited in the application column 11, line 41 -column 12, line 41; figures 9,10	1-5
A	PATENT ABSTRACTS OF JAPAN vol. 015, no. 265 (E-1086), 5 July 1991 (1991-07-05) & JP 03 088369 A (YOKOGAWA ELECTRIC CORP), 12 April 1991 (1991-04-12) abstract	1,2
A	US 4 395 722 A (ESAKI ET AL.) 26 July 1983 (1983-07-26) the whole document	1,2

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *G* document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

23 October 2001

30/10/2001

Name and mailing address of the ISA.

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Baillet, B

INTERNATIONAL SEARCH REPORT

patent family members

Interr

pplication No

PCT/GB J1/02284

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5382814	A	17-01-1995	CA 2098919 A1	09-07-1992
			DE 69124399 D1	06-03-1997
			DE 69124399 T2	28-05-1997
			EP 0566591 A1	27-10-1993
			ES 2097312 T3	01-04-1997
			WO 9212540 A1	23-07-1992
			GB 2266183 A ,B	20-10-1993
			JP 3058345 B2	04-07-2000
			JP 6506563 T	21-07-1994
JP 03088369	A	12-04-1991	JP 2800299 B2	21-09-1998
US 4395722	A	26-07-1983	NONE	